Abstract: Individual-phase control has six control degrees of freedom: P-and Q-control for each phase. The six control degrees are applied to a distribution static compensator (D-STATCOM): (i) to support the AC voltages against voltage droop arising from weak transmission lines; (ii) to balance the active and reactive powers at the sending-end although the three-phase load is unbalanced; and (iii) to balance the voltages across the unbalanced load. A second contribution is a method to suppress DC voltage imbalance of D-STATCOM capacitors caused by zero sequence transients. Proof of concept is by simulations. The simulation tool used is EMTDC-PSAD.
Other symbols ω radian frequency j imaginary axis in apparent plan K p proportional gain K i integral gain 1 Introduction
Decoupled P-Q control
Voltage-source converters (VSCs) are the basic power electronic building blocks of motor drives [1, 2] , direct current transmission systems (VSC-HVdc) and flexible AC transmission systems (FACTS) [3, 4] . Currently, decoupled P-Q control brings VSCs to a very high level of controllability [5] . This paper is concerned with presenting individual-phase control, a new method based on decoupled P-Q control of individual phases. Individual-phase control will be useful to electric railways and trams supplied by single-line pantographs [6] . It will be equally valuable when three-phase power systems have faults. Apart from faults, most domestic supplies are from a single phase and a neutral wire. In spite of continual effort to balance the three single-phase loads, the distribution bus is unbalanced most of the time. Since the distribution substation also supplies AC motors, voltage imbalance should not exceed 3%, although it is not an American National Standard Institute (ANSI) standard [7] . Balancing distribution loads allows the transmission lines to be loaded equally, thus increasing their power carrying capability. The balancing capability would allow VSCs to compete with the cheaper thyristor-based static var compensator (SVC), which is only capable of supporting against voltage droops. Charles L. Fortescue's symmetrical components, combined with instantaneous active and reactive power analysis [8] [9] [10] [11] [12] [13] [14] , are applied widely to deal with asymmetrical operation. Although the symmetrical component method can deal with a large class of unbalanced problems, the underlying assumption is that the system is balanced, except for the fault, so that the system can be decomposed into positive, negative and zero sequence impedances. To broaden the methodology for solving imbalances, a preliminary form of the individual-phase control method has appeared in [15] .
Conventional decoupled P-Q control presumes symmetrical operation, where a three-phase phase-locked loop (PLL) extracts the requisite information [sin ωt, cos ωt] from the balanced three-phase line voltages, to transform the voltages and currents in the a-b-c frame to the d-q frame [5] . In the d-q frame, the active and reactive powers are
When the PLL is locked on to the a-phase, v q (t) = 0 so that
Thus, using the VSC to inject the current references i d * (t) and i q
The symbol (*) is used to denote a control variable in this paper.
In this paper, individual-phase control makes use of three single-phase decoupled P-Q controllers:
. To demonstrate the method, it is applied to a distribution static compensator (D-STATCOM) to balance asymmetrical loads as in [16, 17] . In the validation test, the unbalanced loads are connected to balanced three-phase transmission lines through IEEE 4 Node Test Feeder [18] .
Contributions
The contributions of this paper are in: † Presenting a new control method based individual phase decoupled P-Q control. † Presenting a method which suppresses undesirable mid-point capacitor DC voltage imbalance caused by zero sequence DC current offsets in transients.
Organisation of text
The paper is organised as follows: Section 2 presents the method of individual-phase control. Section 3 applies the method to a D-STATCOM. Section 4 examines how the D-STATCOM can accommodate zero and negative sequence components. Section 5 presents the control of D-STATCOM using the block diagrams. Section 6 presents simulation results which validate the individual-phase control method. Discussion is presented in Section 7. Section 8 presents the conclusions.
2 Individual-phase control
Single-phase PLL (S-PLL)
Recently, through advances in signal processing theory [19] [20] [21] , S-PLL has been claimed to be robust and reliable. The authors have used Fig. 1a as S-PLL with the notch filter of Fig. 1b to remove the 2nd harmonic. It is adapted from Fig. 2 of [21] , the adaptation being the removal of the proportional-integral controller (PI) filter. The adaptation has been made after simulation tests show that the S-PLL of Fig. 1a is accurate and has fast enough time response. However, it should be pointed out that the tests in this paper are insufficient to prove robustness and reliability.
From an input signal Asin(ωt + θ), the S-PLL acquires the www.ietdl.org argument (ωt + θ) from which the in-phase component sin(ωt + θ) and in-quadrature component cos(ωt + θ) are formed.
Defining phasors based on S-PLL
Using the a-phase, for example, its voltage
where 'Im' designates 'imaginary'. The S-PLL has acquired the angle (ωt + θ V-a ) so that sin(ωt + θ V-a ) is the base of 'in-phase' component and cos (ωt + θ V-a ) is the base of 'in-quadrature' component. The a-phase phasor is therefore
The a-phase current phasor
as a time function is
Individual phase P-Q quantities
The apparent power of the a-phase is
Substituting (2) in (5), the apparent power is
Therefore by injecting a controlled current of the a-phase as
the controlled apparent power is
Decoupled P-Q control of the a-phase consists of forming the reference current of the VSC as
VSC outputs voltage pulses from the modulating signals of sinusoidal pulse-width modulation (SPWM). To make the VSC track the reference current signal C a (t) of (9), there is a reference current to reference voltage conversion stage. The conversion is based on producing the reference voltage signal M* a (t) by negative feedback of the error between the measured output current i a (t) and C a (t). Future work will apply advanced methods, such as 'dead-beat control'.
Single-phase active power measurement (SPM)
Single-phase active power is obtained by multiplying instantaneous voltage and current measurements to form v (t) × i(t) and removing the double frequency term by a notch filter as shown in Fig. 2 .
3 Managing apparent powers by individual-phase control
Managing active power
For asymmetrical operation, this paper considers unequal load impedances Z La , Z Lb , Z Lc as shown in Fig. 3 . The loads are connected to balanced sending-end voltage sources by balanced transmission-lines (impedances Z T ) through an IEEE 4 Node Test Feeder [18] (between Node #1 and Node #4). Details of the test feeder are listed in Section 11.2 in the appendix. The point-of-common coupling (PCC) of D-STATCOM is at Node 3. The 4th wire of the VSC joins its ground point to the ground points of the sub-station and the transformers. The D-STATCOM redistributes the active powers, P La , P Lb , P Lc , of the unequal load-side impedances so that the active powers to be supplied from the sending-end side are
where P ave is the average active power of the three loads, that is
and P Loss /3 is the per phase power loss of D-STATCOM. The D-STATCOM injects apparent powers
The active power components of D-STATCOM must satisfy
Negative feedback error, ε Pa = P ave + P Loss − P sa , is applied to control P* Ca of (12) . The same negative feedback control is applied to the other two phases. Ultimately, ε Pa = ε Pb = ε Pc = 0.0 and the source-side active powers are equalised.
Managing reactive power
In supporting AC voltage against sag, the AC 'voltage magnitudes' of the three phases are measured and compared (12)]. When the errors are 'nulled' by the negative feedback, the voltage magnitudes of the three phases at the PCC are equalised.
Owing to three-phase balance in: (i) the sending-end voltages, (ii) the transmission line impedances Z T , (iii) the active powers (P Sa , P Sb , P Sc ) and (iv) the magnitudes of the AC voltages, the angles of three-phase voltages at the PCC are balanced. This is accomplished without the necessity of taking single-phase reactive power measurements.
Implementation by VSC
The D-STATCOM is implemented by a four-wire, three-phase VSC shown in Fig. 4 . The 4th wire from M is connected to the same ground points of the neutral of the wye connected transformers and the sub-station in Fig. 3 . As the properties of the VSC are well known, the points which require further attention are in the handling of: (i) zero sequence and (ii) the negative sequence which arise from asymmetrical operation.
Zero-sequence current
Zero-sequence current is accommodated by grounding M, the midpoint of the capacitors as shown in Fig. 4 . The voltages across the mid-point capacitors become unbalanced by zero sequence currents and this can lead to distorted AC voltage outputs [22, 23] .
It is well known that the zero-sequence current on entering the VSC of Fig. 4 from the AC-side, splits into two equal halves: i U (t) = − i L (t) = 0.5i N (t) and exits as i N (t). Thus, the zero-sequence charges v U (t) and discharges v L (t) by the same amount but in opposite polarity.
By applying Kirchhoff's current law at point M in Fig. 4 i
The neutral current, i N (t), flows through the ground. The imbalance in capacitor voltages can be expressed by
Substituting (14) in (15), the imbalance voltage is
As AC zero-sequence current because of load imbalance has to be admitted into the VSC, ΔV can only be reduced by increasing the size of the mid-point capacitors.
Mid-point capacitor DC voltage imbalance
What is undesirable is the integral of the zero-sequence DC offset (homogeneous parts of differential equations) of transients. On integration (16), they cause DC voltage imbalance as illustrated in Fig. 5a . Since the point M in Fig. 4 is the ground voltage of the AC phases, the AC voltages will not be symmetrical with respect to ground.
Suppressing DC voltage imbalance of mid-point capacitors
The imbalance can be suppressed by producing zero-sequence currents in the direction opposite to the zero-sequence currents which produced it in the first place. 
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This is done through the 'balancing mid-point capacitors' block in Fig. 6 which will be explained in Section 5.7. For the present, the experimental result in Fig. 5b shows that the capacitor voltages can be equalised by the balancing mid-point capacitors block of Fig. 6 .
Double line frequency voltage component because of negative sequence
As is well known the presence of negative sequence gives rise to a double frequency term in voltage across the DC buses v dc (t).
Compensating double frequency voltage ripple in SPWM
In SPWM, the fundamental component of the pulsed voltage at the terminal of the a-phase of the VSC is
where m a * (t) is the modulating signal and V tr is the peak of the triangle carrier of SPWM. When v dc (t) is no longer a constant, the VSC ceases to be a linear amplifier of its modulating signal and v a (t) becomes distorted. The solution adopted is taken from [24] . When the 'intended' modulating signal is M a * (t), D-STATCOM is immunised against DC voltage fluctuation by measuring v dc (t) and modifying the modulating signal as
With this compensation
retains the linearity of SPWM.
5 Control to balance asymmetrical loads 5.1 Formation of P ave of (10) SPM La , SPM Lb and SPM Lc (of Fig. 2 ) measure the load-side active powers P La , P Lb and P Lc which are summed to form the average power, P ave .
Replenishing Ohmic losses in VSC
In the shaded box, the DC voltage regulator feedback loop estimates P Loss /3 from the error ε dc = V dc-REF -V dc . V dc is obtained by passing v dc (t) through a low pass filter (LPF) to remove the 2nd harmonic.
Active power control of individual phase
P Sa is measured, compared with P ave + P Loss and the error is applied to the active power controller I pa * of (7) and (8).
Reactive power control of individual phase
The root mean square (rms) value of AC voltage, V a , is measured, compared with the reference V a-REF and the AC voltage error, ε V = V a-REF -.V a , after passing the PI block is applied to I qa * of (7) and (8).
Individual phase control
From the S-PLL of Fig. 1 , (ωt + θ V-a ) of the a-phase is measured. After forming sin(ωt + θ V-a ) and cos(ωt + θ V-a ), they are multiplied to I pa * and I qa * to form the reference current signal C a * (t) of (9).
Balancing DC capacitors voltages
In the shaded box of Fig. 6 , the lower DC bus voltage v L (t) passes through LPF to ensure that 'only' DC voltage imbalance because of the DC component of zero-sequence transients (see Fig. 5 ) is suppressed. The output is compared with 0.5 V dc . The error ε dc = 0.5 V dc −V L (after passing through a proportional gain, K P ) goes to a-, b-and c-phase to produce together a zero-sequence current which reduces the error [0.5 V dc -V L ] to zero. For the a-phase, the error, ε dc = 0.5 V dc -V L , is added to the signal C a * (t) to form the reference current signal. The reference current signal C a * (t) is converted to reference voltage signal M a * (t).
Compensating for fluctuation of v dc (t)
To compensate for DC voltage fluctuation because of double frequency voltage ripple, M a * (t) is modified as in (18) 6 Validation by simulations
Model of test system
In the IEEE 4 Node Test Feeder of Fig. 3 [18] , the delta/wye transformer is connected between Node 2 and Node 3. The impedances of the pole lines between Node 1 and 2 and between Node 3 and 4 are asymmetrical. As individual-phase control cannot handle the two asymmetries from two sides of the transformer, the adaptation taken in the test is to assume the impedances between Node #1 and Node #2 to be 'symmetrical'. This means that pole lines are not used on the high-voltage side. On the low-voltage side of the transformers, induction motors and synchronous generators are supplied at higher voltages than residential loads. The bases of per unitisation and the parameters used in the power system of Fig. 3 and the D-STATCOM are listed in Table 1 in Section 11.1, of the appendix.
Test objectives -unbalanced loads and faults
In addition to the three objectives described in the Introduction, the simulation tests have also been planned to demonstrate the capability to balance a succession of imbalances from different kinds of faults using the same control strategy. The faults are: (a) loss of a load line (opening of circuit breaker C); and (b) line-to-line short circuit (closing of circuit breaker D through impedance Z D ). www.ietdl.org Fig. 9 shows that except for the switching transients, the computed negative and zero sequence voltage components are zero at the PCC, for 3.0 s < t < 6 s. Fig. 9 is needed to prove that the voltage angles at the PCC are balanced because the equality of the voltage magnitude in Fig. 7a alone is insufficient. Fig. 10a displays the simulated three-phase currents on the sending-end side of the PCC before and after switching at t = 4.0 s. The computed instantaneous negative and zero sequence currents in (b) show that the D-STATCOM has successfully balanced the asymmetry in the load except for the duration of the switching transient. The mid-point capacitor DC voltage imbalance in Fig. 5a has origins from switching transients of the zero sequence shown in Fig. 10b . The duration of the transient depends on the time constants of circuit elements in the VSC, the network and the transformer.
Simulation results

Discussion
Although D-STATCOM is a reactive power controller, it is possible to use it to redistribute active power from one phase to another phase. This is because the active powers in (13) sum to zero as a consequence of (10) and (11) . This is clearly shown in Fig. 7f which shows that the active powers of the three phases of D-STATCOM sum to zero at every time instant.
Conclusions
This paper has presented a new control method based on individual phase decoupled P-Q control. Simulation tests show that a D-STATCOM operating under individual phase control can fulfill multiple balancing objectives simultaneously using a single control strategy for a series of imbalances (i) the load is unbalanced; (ii) the load is unbalanced and has lost one load line; (iii) the load is unbalanced and has a line-to-line fault across two load lines. This paper has presented a method of balancing mid-point capacitors which enables the D-STATCOM to cope with zero sequence DC offsets arising from transients. GMR = 0.0244 ft., resistance = 0.306 Ω/mile, diameter = 0.721 in.
Neutral conductor: 4/0 6/1 ACSR GMR = 0.00814 ft., resistance = 0.592 Ω/mile, diameter = 0.563 in. www.ietdl.org
